Skip to content
Find jobs
Sign inCreate account
TermsPrivacy policyCookiesPremium termsStatus
© 2026 Joined. Job search and hiring.
Physical Design Engineer, Reality Labs Silicon at Meta · Sunnyvale, CA+3 more · Joined
  1. /Find jobs
  2. /Meta
  3. /Physical Design Engineer, Reality Labs Silicon
M

Physical Design Engineer, Reality Labs Silicon

Meta · Sunnyvale, CA+3 more · Just now · 0 applicants
NewOn-siteFull-timeSenior
Pay
Pay not listed
Workplace
On-site
Job type
Full-time
Level
Senior
Team: Silicon Engineering · Source: jobright · Posted by joined-scrapper

About the role

Meta is hiring a Physical Design Engineer to turn RTL into optimized silicon implementations for AR and VR products. The role owns physical design, timing and power optimization, sign-off, and collaboration across silicon engineering teams.

What you’ll do

  • Translate RTL designs into optimized silicon implementations for AR/VR products
  • Lead physical design, timing, and power optimization
  • Perform physical design sign-off
  • Collaborate with architecture, design, verification, and DFT teams
  • Drive timing closure and physical verification
  • Develop and maintain physical design automation scripts

What you’ll need

  • Bachelor's degree in Computer Science, Computer Engineering, or related field, or equivalent practical experience
  • 6+ years of experience in physical design of complex digital ASICs or SoCs
  • 6+ years of experience with static timing analysis and timing closure at advanced process nodes (7nm or below)
  • Experience with physical design EDA tools such as Cadence Innovus, Synopsys ICC2, or equivalent
  • Experience with physical verification flows including DRC, LVS, and antenna sign-off
  • Experience with power analysis, power delivery networks, low-power design, and scripting in Python or Tcl

Original job description

Meta is hiring a Physical Design Engineer for its Silicon Engineering team. The role translates RTL designs into optimized silicon implementations for AR and VR products, leading physical design, timing and power optimization, sign-off, and collaboration across architecture, design, verification, and DFT teams.Bachelor's degree in Computer Science,…

Mark this job as applied?

We opened the listing in a new tab. Marking it adds it to My applications so your list stays up to date.

Report this job

Tell us what looks wrong. A job that is simply not a fit is not a report.
Reason
Scam job
Fake company
Asks for payment
Something else, with details